2021-01-20 |
Craig Topper | [RISCV] Add addu.w and slliu.w test that uses getelementptr...
|
commit | commitdiff | tree |
2021-01-20 |
Craig Topper | [RISCV] Remove unnecessary APInt copy. NFC
|
commit | commitdiff | tree |
2021-01-20 |
Craig Topper | [RISCV] Add way to mark CompressPats that should only...
|
commit | commitdiff | tree |
2021-01-19 |
Craig Topper | [RISCV] Remove NotHasStdExtZbb predicate from zext...
|
commit | commitdiff | tree |
2021-01-19 |
Craig Topper | [RISCV] Add DAG combine to turn (setcc X, 1, setne...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | [RISCV] Remove empty Sched instantiations from the...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | Recommit "[RISCV] Add a test of vector sadd.overflow...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | Revert "[RISCV] Add a test of vector sadd.overflow...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | [RISCV] Add a test of vector sadd.overflow to demonstrate...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | [RISCV] Use tail agnostic policy for instructions with...
|
commit | commitdiff | tree |
2021-01-18 |
Craig Topper | [IR] Allow scalable vectors in structs to support intrinsics...
|
commit | commitdiff | tree |
2021-01-17 |
Craig Topper | [RISCV] Remove an extra map lookup from RISCVCompressInstEmi...
|
commit | commitdiff | tree |
2021-01-17 |
Craig Topper | [RISCV] Few more minor cleanups to RISCVCompressInstEmitter...
|
commit | commitdiff | tree |
2021-01-17 |
Craig Topper | [RISCV] Simplify mergeCondAndCode in RISCVCompressInstEmitte...
|
commit | commitdiff | tree |
2021-01-17 |
Craig Topper | [RISC] Replace dyn_casts that are only checked by an...
|
commit | commitdiff | tree |
2021-01-17 |
Craig Topper | [RISCV] Remove unneeded StringRef to std::string conversions...
|
commit | commitdiff | tree |
2021-01-15 |
Craig Topper | [CodeGen] Removes unwanted optimisation for TargetConstantFP
|
commit | commitdiff | tree |
2021-01-15 |
Craig Topper | [RISCV] Add implementation of targetShrinkDemandedConstant...
|
commit | commitdiff | tree |
2021-01-15 |
Craig Topper | [TargetLowering] Don't speculatively call ComputeNumSignBits...
|
commit | commitdiff | tree |
2021-01-14 |
Craig Topper | [RISCV] Optimize select_cc after fp compare expansion
|
commit | commitdiff | tree |
2021-01-14 |
Craig Topper | [RISCV] Merge Utils library into MCTargetDesc
|
commit | commitdiff | tree |
2021-01-14 |
Craig Topper | [RISCV] Custom lower ISD::VSCALE.
|
commit | commitdiff | tree |
2021-01-13 |
Craig Topper | [SPARC] Fix fp128 load/stores
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [RISCV] Remove '.mask' from vcompress intrinsic name...
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [RISCV] Add double test cases to vfmerge-rv32.ll. NFC
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [RISCV] Use vmerge.vim for llvm.riscv.vfmerge with...
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly]...
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [DAGCombiner] Replace static helper function isConstantFPBui...
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [SelectionDAG] Make isConstantIntBuildVectorOrConstantInt...
|
commit | commitdiff | tree |
2021-01-12 |
Craig Topper | [CodeGen] Try to make the print of memory operand alignment...
|
commit | commitdiff | tree |
2021-01-11 |
Craig Topper | [RISCV] Use vmv.v.i vd, 0 instead of vmv.v.x vd, x0...
|
commit | commitdiff | tree |
2021-01-11 |
Craig Topper | [RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo...
|
commit | commitdiff | tree |
2021-01-11 |
Craig Topper | [RISCV] Convert most of the information about RVV Pseudos...
|
commit | commitdiff | tree |
2021-01-10 |
Craig Topper | [RISCV] Change ConstraintMask in RISCVII enum to be...
|
commit | commitdiff | tree |
2021-01-10 |
Craig Topper | [RISCV] Use uint16_t instead of unsigned for opcodes...
|
commit | commitdiff | tree |
2021-01-09 |
Craig Topper | [X86] Remove IntrArgMemOnly from ldmxcsr intrinsic.
|
commit | commitdiff | tree |
2021-01-08 |
Craig Topper | [RISCV] Cleanup a few section comments in RISCVInstrInfoVPse...
|
commit | commitdiff | tree |
2021-01-07 |
Craig Topper | [TableGen] Make CodeGenDAGPatterns::getSDNodeNamed...
|
commit | commitdiff | tree |
2021-01-07 |
Craig Topper | [RISCV] Fix a few section number comments in RISCVInstrInfoV...
|
commit | commitdiff | tree |
2021-01-06 |
Craig Topper | [RISCV] Return a vXi1 vector type from getSetCCResultType...
|
commit | commitdiff | tree |
2021-01-05 |
Craig Topper | [DAGCombiner] Don't speculatively create an all ones...
|
commit | commitdiff | tree |
2021-01-05 |
Craig Topper | [RISCV] Move shift ComplexPatterns and custom isel...
|
commit | commitdiff | tree |
2021-01-05 |
Craig Topper | [RISCV] Don't parse 'vmsltu.vi v0, v1, 0' as 'vmsleu...
|
commit | commitdiff | tree |
2021-01-05 |
Craig Topper | [RISCV] Don't print zext.b alias.
|
commit | commitdiff | tree |
2021-01-05 |
Craig Topper | [RISCV] Match vmslt(u).vx intrinsics with a small immediate...
|
commit | commitdiff | tree |
2021-01-04 |
Craig Topper | [RISCV] Remove unused method RISCVInstPrinter::printSImm5Plu...
|
commit | commitdiff | tree |
2021-01-04 |
Craig Topper | [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12...
|
commit | commitdiff | tree |
2021-01-04 |
Craig Topper | [RISCV] Remove unused method isUImm5NonZero() from...
|
commit | commitdiff | tree |
2020-12-30 |
Craig Topper | [RISCV] Cleanup some V intrinsic names used in tests...
|
commit | commitdiff | tree |
2020-12-30 |
Craig Topper | [Verifier] Remove declaration of method that was removed...
|
commit | commitdiff | tree |
2020-12-29 |
Craig Topper | [RISCV] Don't use tail agnostic policy on instructions...
|
commit | commitdiff | tree |
2020-12-29 |
Craig Topper | [RISCV] Add earlyclobber of destination register to...
|
commit | commitdiff | tree |
2020-12-27 |
Craig Topper | [X86] Remove X86Fmadd SDNode from tablegen. Use standard...
|
commit | commitdiff | tree |
2020-12-27 |
Craig Topper | [RISCV] Improve VMConstraint checking on more unary...
|
commit | commitdiff | tree |
2020-12-23 |
Craig Topper | [IROutliner] Use isa instead of dyn_cast where the...
|
commit | commitdiff | tree |
2020-12-23 |
Craig Topper | [RISCV] Add intrinsics for vfmv.v.f
|
commit | commitdiff | tree |
2020-12-22 |
Craig Topper | [RISCV] Remove unneeded !eq comparing a single bit...
|
commit | commitdiff | tree |
2020-12-22 |
Craig Topper | [RISCV] Use more precise type constraints for the vmv...
|
commit | commitdiff | tree |
2020-12-22 |
Craig Topper | [RISCV] Update vmv.v.v-rv32.ll and vmv.v.v-rv64.ll...
|
commit | commitdiff | tree |
2020-12-19 |
Craig Topper | [TableGen][ARM][X86] Detect combining IntrReadMem and...
|
commit | commitdiff | tree |
2020-12-19 |
Craig Topper | [X86] Teach assembler to accept vmsave/vmload/vmrun...
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | [RISCV] Add intrinsics for vsetvli instruction
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | [RISCV] Sign extend constant arguments to V intrinsics...
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | Recommit "[RISCV] Add intrinsics for vfmv.f.s and vfmv...
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | Revert "[RISCV] Add intrinsics for vfmv.f.s and vfmv...
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | [RISCV] Add intrinsics for vfmv.f.s and vfmv.s.f
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | [RISCV] Add intrinsics for vmv.x.s and vmv.s.x
|
commit | commitdiff | tree |
2020-12-18 |
Craig Topper | [RISCV] Add intrinsics for vmv.v.v, vmv.v.x, and vmv.x.i Co-Authored-by: Craig Topper <craig.topper@sifive.com>
|
commit | commitdiff | tree |
2020-12-17 |
Craig Topper | [RISCV] Infer mask type from data type for vector vle...
|
commit | commitdiff | tree |
2020-12-17 |
Craig Topper | [RISCV] Infer mask type for vector intrinsics from...
|
commit | commitdiff | tree |
2020-12-15 |
Craig Topper | [RISCV] Only custom legalize i32 arguments to vector...
|
commit | commitdiff | tree |
2020-12-15 |
Craig Topper | [RISCV] Use default member initializers for the feature...
|
commit | commitdiff | tree |
2020-12-15 |
Craig Topper | [RISCV] Prevent assertion in the assembler if vmerge...
|
commit | commitdiff | tree |
2020-12-15 |
Craig Topper | [RISCV] Handle Match_InvalidSImm5 in RISCVAsmParser...
|
commit | commitdiff | tree |
2020-12-15 |
Craig Topper | [RISCV] Teach debug output from assembly parser to...
|
commit | commitdiff | tree |
2020-12-14 |
Craig Topper | [LoopIdiomRecognize] Teach detectShiftUntilZeroIdiom...
|
commit | commitdiff | tree |
2020-12-14 |
Craig Topper | [RISCV] Move vtype decoding and printing from RISCVInstPrint...
|
commit | commitdiff | tree |
2020-12-14 |
Craig Topper | [LoopIdiom] Pre-commit tests for D92745. NFC
|
commit | commitdiff | tree |
2020-12-13 |
Craig Topper | [X86] Add ExeDomain = SSEPackedSingle to cvtss2sd and...
|
commit | commitdiff | tree |
2020-12-13 |
Craig Topper | [X86] Add isel patterns to form VPDPWSSD from (add...
|
commit | commitdiff | tree |
2020-12-13 |
Craig Topper | [X86] Autogenerate complete checks. NFC
|
commit | commitdiff | tree |
2020-12-11 |
Craig Topper | [LoopIdiomRecognize] Autogenerate complete checks for...
|
commit | commitdiff | tree |
2020-12-11 |
Craig Topper | [RISCV] Add a pass to remove duplicate VSETVLI instructions...
|
commit | commitdiff | tree |
2020-12-11 |
Craig Topper | [RISCV] Use tail agnostic policy for vsetvli instruction...
|
commit | commitdiff | tree |
2020-12-10 |
Craig Topper | [RISCV] Simplify vector instruction handling in RISCVMCInstL...
|
commit | commitdiff | tree |
2020-12-10 |
Craig Topper | [RISCV][LegalizeDAG] Expand SETO and SETUO comparisons...
|
commit | commitdiff | tree |
2020-12-09 |
Craig Topper | [X86] Use APInt::isSignedIntN instead of isIntN for...
|
commit | commitdiff | tree |
2020-12-09 |
Craig Topper | [RISCV] Use SDLoc created early in RISCVDAGToDAGISel...
|
commit | commitdiff | tree |
2020-12-09 |
Craig Topper | [RISCV] Add a table showing the layout of the fields...
|
commit | commitdiff | tree |
2020-12-09 |
Craig Topper | [RISCV] Share VTYPE encoding code between the assembler...
|
commit | commitdiff | tree |
2020-12-08 |
Craig Topper | [RISCV] Add isel patterns for SBCLRI/SBSETI/SBINVI...
|
commit | commitdiff | tree |
2020-12-08 |
Craig Topper | [RISCV] Detect more errors when parsing vsetvli in...
|
commit | commitdiff | tree |
2020-12-08 |
Craig Topper | [RISCV] When parsing vsetvli in the assembler, use...
|
commit | commitdiff | tree |
2020-12-08 |
Craig Topper | [RISCV] Replace custom isel code for RISCVISD::READ_CYCLE_WI...
|
commit | commitdiff | tree |
2020-12-07 |
Craig Topper | [RISCV] Form GORCI from (or (rotl/rotr X, Bitwidth...
|
commit | commitdiff | tree |
2020-12-06 |
Craig Topper | [LoopIdiomRecognize] Merge a conditional operator with...
|
commit | commitdiff | tree |
2020-12-06 |
Craig Topper | [RISCV] Replace a custom SDTypeProfile with SDTIntBinOp...
|
commit | commitdiff | tree |
2020-12-05 |
Craig Topper | [RISCV] Use fcvt.h/d/f.w if the input is an assertsexti32...
|
commit | commitdiff | tree |
2020-12-04 |
Craig Topper | [RISCV] Initial infrastructure for code generation... Co-Authored-by: Craig Topper <craig.topper@sifive.com>
|
commit | commitdiff | tree |
2020-12-04 |
Craig Topper | [AArch64] Add custom lowering for ISD::ABS
|
commit | commitdiff | tree |
next |